



IPW

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

SUBMISSION UNDER 37 C.F.R. §501

APPLICANT: Josef DEURINGER Group Art Unit: 2882
SERIAL NO.: 10/757,277 EXAMINER: Jurie Yun
FILED: January 14, 2004 CONFIRMATION NO.: 4320
PATENT NO.: 7,082,188 ISSUED: July 25, 2006
TITLE: "POWER SOURCE FOR REGULATED OPERATION OF
THE DEFLECTION COIL OF AN X-RAY TUBE"

MAIL STOP ISSUE FEE

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

SIR:

In accordance with the provisions of 37 C.F.R. §501, the patent owner herewith makes the following documents of record in the United States prosecution file for the above-referenced patent.

United States Patent No. 5,682,412

PCT Application WO 98/17055

These references were cited in an Office Action rendered by the German Patent and Trademark Office in connection with the counterpart German application after the allowance of the present application. These references are cumulative to the references made of record during

prosecution herein, and would not have required any alteration in the claim language.

A copy of PCT Application WO 98/17055 is submitted herewith.

Submitted by,

Steven H. Noll (Reg. 28,982)

SCHIFF, HARDIN LLP
CUSTOMER NO. 26574
Patent Department
6600 Sears Tower
233 South Wacker Drive
Chicago, Illinois 60606
Telephone: 312/258-5790
Attorneys for Applicants

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on August 16, 2006.

Steven H. Noll
STEVEN H. NOLL

CHI\4661085.1

02P10402



PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

85

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)


(51) International Patent Classification 6 : H04N 3/233	A2	(11) International Publication Number: WO 98/17055 (43) International Publication Date: 23 April 1998 (23.04.98)
(21) International Application Number: PCT/IB97/01110		(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(22) International Filing Date: 16 September 1997 (16.09.97)		
(30) Priority Data: 96202854.4 14 October 1996 (14.10.96) EP (34) Countries for which the regional or international application was filed: NL et al.		Published <i>Without international search report and to be republished upon receipt of that report.</i>
(71) Applicant: PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).		
(71) Applicant (for SE only): PHILIPS NORDEN AB [SE/SE]; Kottbygatan 7, Kista, S-164 85 Stockholm (SE).		
(72) Inventors: VAN TUIJL, Adrianus, Johannes, Maria; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). VAN DER VEN, Erik; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).		
(74) Agent: GROENENDAAL, Antonius, W., M.; Internationaal Octroibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).		

(54) Title: DEFLECTION WITH LOW OFFSET

(57) Abstract

A series arrangement of a deflection coil (L_f) and a series resistor (R_s) is connected between an output of a first output amplifier (1) and an output of a second output amplifier (2) to be driven in a bridge configuration for generating a deflection current (I_f) through the deflection coil (L_f). Across the series resistor (R_s), a voltage is generated which corresponds to the deflection current (I_f). A differential amplifier (5) has a first input connected to a first end of the series resistor (R_s). A second input of the differential amplifier (5) is connected to a second end of the series resistor (R_s) via a conversion resistor (R_c). An input current (I_i) is generated through the conversion resistor (R_c).

The polarity of the input current (I_i) is selected to obtain a voltage across the conversion resistor (R_c) which has an opposite polarity with respect to the voltage across the series resistor (R_s). The differential amplifier (5) has two outputs connected to respective inputs of the first and the second output amplifiers (1, 2) to drive the two output amplifiers (1, 2) in a feedback loop in such a manner that the voltage across the series arrangement of the conversion resistor (R_c) and the series resistor (R_s) is substantially zero. In this way, the voltage swing between the inputs of the differential amplifier (5) is very low and thus the offset voltage caused will be very low.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

Deflection with low offset.

The invention relates to a deflection circuit for generating an electron beam deflection current in a deflection coil, the deflection circuit comprising: a first and a second output amplifier, a series resistor arranged in series with the deflection coil, the series arrangement of the deflection coil and the series resistor being coupled between an output of 5 the first output amplifier and an output of the second output amplifier, a differential amplifier having a first input coupled to a first end of the series resistor, and having outputs coupled to corresponding inputs of the first and the second output amplifier, respectively, for driving the first and second output amplifiers in a bridge configuration.

The invention also relates to a picture display apparatus comprising such a 10 deflection circuit, and to an integrated circuit for use in such a deflection circuit.

The Philips Semiconductors Application Note AN95029 "TDA 8350 and TDA 8351 deflection output circuits Application information" discloses an integrated power circuit for use in a raster scan circuit. The integrated power circuit has a first and a second 15 output amplifier which are arranged in a bridge configuration to generate a deflection current through a raster scan deflection coil. The deflection current generates a magnetic field deflecting electron beams in a cathode ray tube in the vertical direction. A measurement resistor is arranged in series with the deflection coil. Across this measurement resistor a voltage is generated which is related to the deflection current through the deflection coil. The 20 voltage across the measurement resistor is sensed with a first voltage to current converter which has a first and a second current output. To provide a feedback, the first current output is connected to an input of the first output amplifier, and the second current output is connected to an input of the second output amplifier. The integrated power circuit further comprises a second voltage to current converter which has two inputs for receiving an input 25 waveform occurring across an input resistor. The second voltage to current converter has a first and a second current output. The first current output is connected to the input of the first output amplifier, and the second current output is connected to the input of the second output amplifier. The first and the second voltage to current converters are identical. The current outputs of the first and the second voltage to current converters which are

interconnected supply output currents which have opposite polarities. In this way, the output voltages of the output amplifiers will be controlled such that the voltages across the measurement resistor and the input resistor are substantially equal. This implies that the ratio of the deflection current and the current through the input resistor is equal to the ratio of the 5 input resistor and the measurement resistor.

In practical applications, the peak-peak voltage across the measurement resistor due to the deflection current is in the order of one volt. The same holds then for the peak-peak voltage of the input waveform. The first and second voltage to current converters comprise bipolar differential input stages to which emitter resistors are added to handle the 10 high voltage swing. It is a drawback of the known deflection circuit that an offset voltage occurs due to mismatch of the emitter resistors. This offset voltage gives rise to a DC-shift of the deflected picture. An adjustment is needed to compensate for this DC-shift.

It is an object of the invention to provide a deflection circuit with an 15 improved offset behaviour.

An aspect of the invention is characterized in that the deflection circuit further comprises a conversion resistor having: a first end coupled to a second input of the differential amplifier, the first end receiving an input current having an input waveform, and a second end coupled to a second end of the series resistor.

20 A further aspect of the invention provides a picture display apparatus comprising a deflection circuit as is defined in claim 10.

A further aspect of the invention provides a integrated circuit for use in a deflection circuit as is defined in claim 11.

Advantageous embodiments are defined in the subclaims.

25 In the deflection circuit according to the invention, the differential amplifier receives as an input voltage the voltage which occurs across the series arrangement of the conversion resistor and the series resistor. The input waveform is supplied as an input current through the conversion resistor. The polarity of the input current is selected to obtain an voltage across the conversion resistor which has an opposite polarity with respect to the 30 voltage across the series resistor. The differential amplifier drives the two output amplifiers in a feedback loop such that the voltage across the series arrangement of the conversion resistor and the series resistor becomes equal to zero. In this way, the voltage swing between the inputs of the differential amplifier is very low and thus the offset caused is also very low. In generally known AC-coupled frame deflection circuits, a low offset is not an issue as it

does not cause a DC-shift. It is a further advantage of the low offset that in the selection of the scan supply voltage it is not needed to take account of a possibility to adjust for a DC-offset, which enables an as low scan supply voltage as possible thereby reaching a higher efficiency. Also, the influence of aging and temperature on the offset will be negligible.

5 In an embodiment of the invention as claimed in claim 2, the influence on the feedback of the current flowing through a damping impedance arranged in parallel with the deflection coil is compensated at least partly. In the following, first the problem caused by the current through the damping impedance is explained, than is elucidated how the measures of the invention overcome this problem.

10 As, during the scan period, the deflection coil may be regarded as a resistor, a relatively small scan voltage suffices to generate the deflection current during the scan period. During the relatively short flyback period, a quick reversal of the deflection current polarity has to be obtained. For such quick current changes, the deflection coil has to be regarded as an inductance, and therefor a large flyback voltage is needed to obtain a short 15 flyback period. During the scan period, the first and second output amplifiers receive a relative low scan supply voltage to minimize dissipation. During the flyback period, a high flyback supply voltage is connected to the output of the first output amplifier. The flyback supply voltage is connected to the output of the first output amplifier if the current supplied at the input of the first output amplifier increases above a certain level. The flyback voltage 20 will be disconnected as soon as the current supplied to the input of the first output amplifier decreases below the certain level. It is of course possible to use another information to connect and disconnect the flyback supply voltage, as an example a comparison of the input waveform and the voltage across the series resistor may be used. It is also possible to disconnect the flyback supply voltage at the moment that the output voltage of the first output 25 amplifier rises above the scan supply voltage.

A damping resistor is arranged in parallel with the deflection coil for smoothening switching points of the currents and voltages which occur in the raster scan circuit, as well to prevent ringing. In an embodiment of the invention it is recognized that the current through the damping resistor depends on the voltage across the deflection coil, and 30 thus this current has a small value during the scan period and a large value during the flyback period. Due to the large current through the damping resistor during the flyback period, the certain level of the input current of the first output amplifier is reached too early. Consequently, the deflection current has not reached the starting value as is needed at the start of the scan. Depending on the application, this causes compressed lines, bright lines or

flyback lines to become visible. A longer vertical blanking can solve the problem.

The known frame deflection output circuit has an internal compensation for the effect of the current through the damping resistor by adapting a bias current through a differential input stage which measures the voltage across the series resistor. The bias current 5 is enlarged with a fixed amount during the flyback period. As the flyback voltage will be disconnected as soon as the current supplied to the input of the first output amplifier decreases below the certain level, the higher input current causes the period in which the flyback voltage is connected to become longer. The known frame deflection circuit has the drawback that the compensation is optimal only for one combination of the impedance of the 10 deflection coil, the value of the damping resistor, the value of the flyback voltage, and the value of the scan voltage. Further, due to tolerances in the integrated circuit design, the fixed amount with which the bias current is adapted also shows tolerances. The foregoing has the drawback that a longer flyback period or a higher flyback supply voltage has to be chosen. However, a longer flyback period makes the deflection circuit unsuitable for applications 15 requiring a short flyback period. Further, the flyback voltage is limited by the process in which the integrated circuit has been diffused and thus cannot be enlarged above the process limit. Both these facts disable the use of the integrated power circuit in applications in which a satisfactory flyback performance is required at high deflection frequencies and wherein the detrimental effect of the damping impedance is not optimally compensated. This kind of 20 applications which have to cope with high deflection frequencies, such as 100Hz applications, or multimedia applications suitable to display computer display graphics, become more and more important. In these applications, the scan voltage stays in the usual range as the resistance of the deflection coil and not the inductance is relevant during the scan period. However during the short flyback period a high flyback supply voltage is needed as the 25 deflection coil behaves as an inductance. At such a high flyback supply voltage the difference between the flyback supply voltage and the scan supply voltage is much larger than usual. Therefore, in these applications, the influence of the damping impedance on the deterioration of the flyback behaviour is large. At the maximum permissible flyback voltage of the integrated circuit, the shortest possible flyback time is reached with a satisfactory flyback 30 performance by optimally compensating for the influence of the damping impedance. Without an optimal compensation, a distance between scan lines at the start of the scan will be too small (top fold over due to too less compensation), or the distance between scan lines is too large (line spacing due to too much compensation).

In the embodiment of the invention as claimed in claim 2, an optimal

compensation of the influence of the damping impedance is reached by coupling the current generating circuit to the series resistor or the conversion resistor to generate a correction current during at least the last part of the flyback period to compensate for the current through the damping impedance. If the current generating circuit is coupled to the series 5 resistor, the correction current is diverted from the series resistor to prevent the current through the damping impedance to flow through the series resistor.

If the current generating circuit is coupled to the conversion resistor, the correction current is supplied to the conversion resistor to enlarge the current through the conversion resistor. Now, the current through the series resistor is allowed to reach a higher 10 value before the flyback supply voltage will be disconnected, thereby preventing a disconnection of the flyback supply voltage at a too low value of the deflection current. This effect will already be reached if the current generating circuit is active only during the last part of the flyback period. As during the last part of the flyback period the level of the input current to the first output amplifier reaches the certain level at which the flyback supply 15 voltage is disconnected.

Due to the fact that the current generating circuit is coupled to the series resistor or the conversion resistor which are not within the integrated circuit, it is easy to provide a current determining element outside the integrated circuit, so that the amount of correction current generated by the current generating circuit can easily be adapted to fit the 20 demand as determined by the values of the impedances of the deflection coil and the damping impedance thereby enabling an optimal compensation of the current through the damping impedance. So, the deflection circuit according to the invention can be used in applications in which the deflection circuit with the known compensation was not able to reach a satisfactory flyback performance for short flyback times.

25 The prior art provides a fixed compensation of the influence of the damping impedance by delaying the moment of the disconnecting of the flyback supply voltage. The prior art does not divert a current flowing through the damping impedance from the series resistor during the flyback period to prevent the current through the damping impedance to influence the value of the deflection current. The prior art also does not supply 30 an extra current through the conversion resistor during the flyback period to compensate for the extra current flowing through the series resistor due to the current through the damping impedance.

In an embodiment of the invention as claimed in claim 3, the current flowing through the damping resistor during the flyback period is, at least during the last part

of the flyback period, compensated by generating a correction current which flows through the conversion resistor to enlarge the voltage across the conversion resistor. In this way the current through the series resistor is allowed to reach a higher value before the flyback supply voltage is disconnected.

5 In an embodiment of the invention as claimed in claim 6, the correction current depends on the value of the flyback supply voltage as occurring across the deflection coil. During the flyback period, the current through the damping impedance depends on the flyback voltage. This dependency can be compensated for automatically by generating an amount of correction current that also depends on the flyback voltage. This is advantageous
10 as the value of the flyback voltage may differ dependent on the impedance of the deflection coil or may vary due to tolerances or aging.

In an embodiment of the invention as claimed in claim 7, the current determining resistor is coupled across the series arrangement of the deflection coil and the series resistor via a pnp transistor which is conductive during the flyback period. A DC-voltage is applied to the base of the pnp transistor which is selected such that during the scan period this DC-voltage is higher than the scan voltage on the emitter of the pnp transistor such that the pnp transistor does not conduct during the scan period. And, the DC-voltage is selected such that during the flyback period the flyback voltage on the emitter of the pnp transistor is higher than the DC-voltage such that the pnp transistor conducts during the
20 flyback period. This has the advantage that the transistor is switched automatically by the voltage occurring on the deflection coil without the need for a control circuit.

An embodiment of the invention as claimed in claim 8, has the advantage that a cheap zener diode can be used. The zener diode has a zener voltage large enough to obtain a non-conductive zener diode during the scan period and low enough to obtain a
25 conducting zener diode during the flyback period. A further advantage is that the voltage across and thus the current through the current determining resistor depends on the actual value of the flyback voltage. This enables a better compensation of the current through the damping impedance which also depends on the flyback voltage during the flyback period.

These and other aspects of the invention will be described and elucidated
30 with reference to the accompanying drawings.

In the drawings:

Fig. 1 shows a frame deflection circuit according to the prior art,

Fig. 2 shows differential input stages for explaining the occurrence of the

offset,

Fig. 3 shows a picture display apparatus with a frame deflection circuit according to the invention,

Fig. 4 shows a detailed circuit diagram of a frame deflection circuit
5 according to the invention,

Fig. 5 shows waveforms for explaining the effect of a damping resistor,
and

Fig. 6 shows circuit diagrams of embodiments of current generating
circuits 3 according to the invention.

10

Figure 1 shows a frame deflection circuit according to the prior art. The frame deflection circuit comprises a frame deflection coil L_f arranged in series with a measurement resistor R_m . The frame deflection circuit further comprises an integrated power circuit which contains a first output amplifier 1, a second output amplifier 2, a first voltage to current converter 8 and a second voltage to current converter 4. The series arrangement of the deflection coil L_f and the measurement resistor R_m is connected between an output of the first output amplifier 1 and an output of the second output amplifier 2 to be driven in a bridge configuration for generating a deflection current I_f through the deflection coil L_f . A voltage which corresponds to the deflection current I_f is generated across the measurement resistor R_m . The voltage across the measurement resistor R_m is sensed with the first voltage to current converter 8 which has a first and a second current output. To provide a feedback, the first current output is connected to an input of a first output amplifier 1, and the second current output is connected to an input of the second output amplifier 2. An input waveform is generated by an input current I_i flowing through an input resistor R_i which is arranged between two inputs of the second voltage to current converter 4. The second voltage to current converter 4 has a first and a second current output. The first current output is connected to the input of the first output amplifier 1, and the second current output is connected to the input of the second output amplifier 2. The first and the second voltage to current converters 8, 4 are identical. The current outputs of the first and the second voltage to current converters 8, 4 which are interconnected supply output currents which have opposite polarities. In this way, the output voltages of the first and second output amplifiers 1, 2 will be controlled such that the voltage across the measurement resistor R_m is substantially equal to the voltage across the input resistor R_i . In practical applications the value of the measurement resistor R_m is in the order of 0.5 Ohms. The deflection current I_d

causes a peak-peak voltage across the measurement resistor R_m in the order of one volt. The same holds then for the peak-peak voltage of the input waveform. The first and second voltage to current converters 8, 4 comprise bipolar differential input stages T1, T2 (see Fig. 2) with emitter resistors R_{e1} , R_{e2} to handle the high voltage swing. An offset voltage occurs due to mismatch of the emitter resistors R_{e1} , R_{e2} . This offset voltage gives rise to a DC-shift of the deflected picture. A further lowering of the value of the measurement resistor R_m is not practical as the influence of parasitic effects, such as a resistance and an inductance of tracks on a printed board, becomes too large.

Fig. 2 shows differential input stages for explaining the occurrence of the offset. Figure 2A shows a differential input stage which comprises bipolar transistors of the npn type. A first bipolar transistor T1 has an emitter connected to a first terminal of a current source I_s via a first emitter resistor R_{e1} . A second bipolar transistor T2 has an emitter connected to the first terminal of the current source I_s via a second emitter resistor R_{e2} . A second terminal of the current source I_s is connected to a suitable potential which in this case is ground potential. A collector of the first and second bipolar transistor draw a current which depends on an input voltage V_i supplied by an input voltage source V_i connected between a basis of the first bipolar transistor and a basis of the second bipolar transistor.

The collector current of a bipolar transistor is expressed as:

$$I_c = I_{\alpha} \cdot e^{\frac{eV_b}{kT}}$$

The input voltage V_i between the basis of the bipolar transistor can be written as:

$$V_{in} = V_{be1} + V_{R_{e1}} - V_{R_{e2}} - V_{be2}$$

$$V_{in} = \frac{kT}{e} \ln \frac{I_{c1}}{I_{\alpha1}} + I_{c1} \cdot R_{e1} - I_{c2} \cdot R_{e2} - \frac{kT}{e} \ln \frac{I_{c2}}{I_{\alpha2}}$$

The offset voltage is the input voltage occurring when both collector currents are equal:

$$V_{offset} = \frac{kT}{e} \ln \frac{I_{c2}}{I_{c1}} + \frac{1}{2} I_s \Delta R_e$$

5

So, the offset voltage comprises a fixed term and a term depending on the product of the current flowing in the current source I_s and the difference of values of the emitter resistors R_{e1} , R_{e2} . The offset voltage increases if the current flowing in the current source I_s or the values of the emitter resistors R_{e1} , R_{e2} has to be increased to cope with a large input voltage swing.

Figure 2B shows a differential input stage which comprises field effect transistors (further denoted with FET). A source of a first FET M1 and a source of a second FET M2 are connected to a first terminal of a current source I_s . A second terminal of the current source I_s is connected to a suitable potential. A drain of the first and second FET draw a current which depends on an input voltage V_i supplied by an input voltage source V_i connected between a gate of the first FET and a gate of the second FET.

The drain current of a FET can be expressed as:

$$I_d = \frac{\beta}{2} \cdot (V_{gs} - V_T)^2$$

20

wherein:

$$\beta = \mu \cdot C_{ox} \cdot \frac{W}{L}$$

25

W = width of channel

L = length of channel

C_{ox} = capacity of oxide between gate and channel

μ = mobility of the charge carriers.

The input voltage V_i between the gates of the FET's can be written as:

$$V_{in} = V_{gs1} - V_{gs2}$$

5

$$V_{in} = \sqrt{\frac{2I_{d1}}{\beta_1}} + V_{T1} - \sqrt{\frac{2I_{d2}}{\beta_2}} - V_{T2}$$

The offset voltage is the input voltage occurring when both drain currents are equal:

10

$$V_{offset} = \sqrt{I_s} \cdot \left[\frac{1}{\sqrt{\beta + \frac{1}{2}\Delta\beta}} - \frac{1}{\sqrt{\beta - \frac{1}{2}\Delta\beta}} \right] + \Delta V_T$$

So, the offset voltage comprises a fixed term and a term depending on the current flowing in the current source I_s . The offset voltage increases if the current flowing in the current source I_s has to be enlarged to cope with a large input voltage swing.

15

Fig. 3 shows a picture display apparatus with a frame deflection circuit according to the invention. The picture display apparatus further comprises a synchronisation circuit 4, a frame deflection coil Lf, and a cathode ray tube CRT. The synchronisation circuit 4 receives a frame synchronisation signal Sf of a video signal, and generates a reference waveform which is supplied to an input of the frame deflection circuit as an input current Ii. The deflection coil is magnetically coupled to the cathode ray tube CRT to generate a frame deflection of electron beams in the cathode ray tube CRT. The frame deflection may be a deflection in the vertical direction if a picture is composed by subsequently scanning horizontal lines in the vertical direction, as is common practice. The frame deflection may be a deflection in horizontal direction if a picture is composed by subsequently scanning vertical lines in the horizontal direction, as is the case with the so

called transposed scanning. Although the invention is particularly useful in frame deflection circuits, it is also possible to drive a line deflection coil with the deflection circuit according to the invention. The frame deflection circuit comprises an integrated power circuit which contains a first output amplifier 1, a second output amplifier 2, and a differential amplifier 5, 5 a series resistor R_s , and a conversion resistor R_c . The series resistor R_s is arranged in series with the deflection coil L_f . The series arrangement of the deflection coil L_f and the series resistor R_s is connected between an output of the first output amplifier 1 and an output of the second output amplifier 2 to be driven in a bridge configuration for generating a deflection current I_f through the deflection coil L_f . Across the series resistor R_s , a voltage is generated 10 which corresponds to the deflection current I_f . The differential amplifier 5 has a first input connected to a connection point of the deflection coil L_f and the series resistor R_s . A second input of the differential amplifier 5 is connected via the conversion resistor R_c to an end of the series resistor R_s which is not connected to the deflection coil L_f . An input current source 6 is connected to the second input of the differential amplifier 5 to supply an input 15 current I_i which flows through the conversion resistor R_c . Thus, the differential amplifier 5 receives between its inputs the voltage across a series arrangement of the conversion resistor R_c and the series resistor R_s . The polarity of the input current I_i is selected to obtain a voltage across the conversion resistor R_c which has an opposite polarity with respect to the voltage across the series resistor R_s . The differential amplifier 5 has two outputs connected 20 to respective inputs of the first and the second output amplifiers 1, 2 to drive the two output amplifiers 1, 2 in a feedback loop such that the voltage across the series arrangement of the conversion resistor R_c and the series resistor R_s becomes equal to zero. In this way, the voltage swing between the inputs of the differential amplifier 5 is very low. In case the differential amplifier contains a bipolar differential input stage, the emitter resistors R_{e1} , R_{e2} 25 (see Fig. 2A) can be modified to a lower value or can even be omitted and thus the offset caused becomes very low. In case the differential amplifier contains a FET input stage, the current flowing through the current source I_s (see Fig. 2B) can be decreased thereby obtaining a lower offset. It is assumed that the first output amplifier 1 supplies the high flyback voltage during the flyback period. The differential amplifier 5 only needs to 30 withstand the scan supply voltage.

The conversion resistor R_c may alternatively be arranged between the first input of the differential amplifier 5 and the connection point of the deflection coil L_f and the series resistor R_s . In this case, the value of the conversion resistor R_c should be large enough to prevent the input current which flows through it to disturb the voltage across the

series resistor R_s too much. The polarity of the input current has to be chosen to withdraw current from the first input of the differential amplifier 5 to obtain a voltage across the conversion resistor R_c in opposite polarity to the voltage across the series resistor R_s .

With regard to the above described two embodiments, it is also possible to
5 exchange the position of on the one hand the deflection coil L_f and on the other hand the series resistor R_s with the thereto coupled conversion resistor R_c and differential amplifier 5. The differential amplifier 5 should than be able to withstand the flyback voltage.

If one end of the conversion resistor R_c is connected to an output of the first or the second output amplifier 1, 2, the buffer can be replaced by a differential to single
10 converter. This converter generates a single output current or voltage connected to the other end of the conversion resistor R_c . Such a single output converter has a simpler construction than a buffer thereby decreasing the offset. Although the above described frame deflection circuit is based on a differential amplifier 5 with current outputs and a first and second output amplifier 1, 2 with current inputs, numerous alternatives are possible. As an example,
15 the differential amplifier 5 may supply a voltage to the input of the first output amplifier 1. An inverter stage inverts this voltage to supply the inverted voltage to the second output stage 2.

Fig. 4 shows a more detailed frame deflection circuit according to the
20 invention. This frame deflection circuit comprises a first and a second output amplifier 1, 2 arranged in a bridge configuration. Each of the output amplifiers 1, 2 receives a scan supply voltage V_p . The first output amplifier 1 has an output which supplies a voltage V_a , the second output amplifier 2 has an output which supplies a voltage V_b . A series arrangement of a deflection coil L_f and a series resistor R_s is connected between the output of the first
25 output amplifier 1 and the output of the second output amplifier 2. The damping resistor R_d is arranged in parallel with the deflection coil L_f . A flyback supply voltage V_{flb} is connected via a semiconductor switch T_1 which is shown as a field effect transistor (further denoted as FET) to the output of the first output amplifier 1. The FET T_1 connects the flyback supply voltage V_{flb} to the deflection coil L_f during the flyback period T_f . The differential amplifier
30 5 comprises a first FET T_2 , a second FET T_3 and a current source I_s . The source of the first FET T_2 is connected to the source of the second FET T_3 and to one end of the current source I_s . The other end of the current source I_s is connected to the scan supply voltage V_p . A gate of the first FET T_2 is connected to a connection point of the deflection coil L_f and the series resistor R_s . This connection point is further referred to as the second connection

point P2. A gate of the second FET T3 is connected to the output of the second output amplifier 2 via a conversion resistor R_c , and receives the input current I_i . The gates of the first and second FET's T2, T3 constitute a first and second input of the differential amplifier 5. The connection point of the gate of the second FET T3 and the conversion resistor R_c is further referred to as the connection point P1. A drain of the first FET T2 is connected to an input of the first output amplifier 1. A drain of the second FET T3 is connected to an input of the second output amplifier 2. The drains of the first and second FET's T2, T3 constitute outputs of the differential amplifier 5. The current generating circuit 3 is connected to the first or second connection point P1, P2.

This frame deflection circuit operates as follows. The input current I_i causes a reference voltage V_r across the conversion resistor R_c . The current I_s through the series resistor R_s causes a voltage V_s across the series resistor R_s . The differential amplifier 5 receives the sum of the voltage V_s and the reference voltage V_r between its inputs, and supplies currents at its outputs to drive the first and the second output amplifiers 1, 2 such that this sum is kept zero. In this way the output amplifiers 1, 2 are controlled to supply the output voltages V_a , V_b to obtain a voltage V_s across the series resistor R_s which has an opposite polarity with respect to the reference voltage V_r . The influence of the damping resistor R_d and the corrective action of the current generating circuit 3 are elucidated in the description of Figure 5.

Figure 5A shows waveforms of the current I_s through the series resistor R_s , the deflection current I_f , and the current I_d through the damping resistor R_d , respectively, all as a function of time. The deflection current I_f is represented by a dashed line. Figure 5B shows the voltage $V_a - V_b$ occurring across the series arrangement of the deflection coil L_f and the series resistor R_s . Especially during the flyback period this is a simplified waveform. Moment t_1 denotes the start of a scan period T_s . Moment t_2 denotes the middle of the scan period. Moment t_3 denotes the end of the scan period T_s and the start of the flyback period T_f . Moment t_4 denotes the end of the flyback period T_f and the start of a subsequent scan period T_s . For clarity the duration of the flyback period T_f has been exaggerated.

During the scan period T_s , in a first approximation, the deflection coil L_f behaves as a resistor. So, the voltage across the deflection coil L_f should be substantially sawtooth shaped to obtain a substantial sawtooth current through the deflection coil L_f . At the start t_1 of a scan period T_s , the output voltage V_a of the first output amplifier 1 is

approximately equal to the scan supply voltage V_p , the output voltage V_b of the second output amplifier 2 is approximately equal to ground potential, and thus approximately a scan supply voltage V_p occurs across the deflection coil L_f . The scan voltage V_p is selected to be high enough to generate a desired maximum value of the deflection current I_f , and as low as possible to minimize the dissipation in the first output amplifier 1. The value of this scan supply voltage V_p also determines the current I_d through the damping impedance R_d during the scan period. The current I_s through the series resistor R_s is composed out of the deflection current I_f through the deflection coil L_f and the current I_d through the damping resistor R_d . The differential amplifier 5 receives the addition of the voltage V_s across the series resistor R_s and the voltage V_r across the conversion resistor R_c . The differential amplifier drives the first and second output amplifiers 1, 2 to supply a value of the output voltages V_a and V_b such that the voltage V_s occurring across the series resistor R_s becomes equal in value but opposite in polarity to the voltage V_r across the conversion resistor R_c . Due to the fact that the voltage V_r across the series resistor R_s is also determined by the current I_d through the damping resistor R_d , the actual deflection current I_d has a somewhat lower amplitude compared with the situation without a damping resistor R_d .

At the end t_4 of the flyback period T_f a flyback supply voltage V_{fb} occurs across the deflection coil L_f . During the flyback period T_f , in a first approximation, the deflection coil L_f acts as an inductance. This flyback supply voltage V_{fb} has a larger value than the scan supply voltage V_p to be able to change the polarity of the deflection current I_f within the short flyback period T_f . Thus, the current I_d through the damping resistor R_d is larger during the flyback period T_f than during the scan period T_s . The flyback supply voltage V_{fb} will be disconnected from the deflection coil L_f at the moment an input current of the first output amplifier 1 decreases below a certain value. Or, alternatively, the voltage V_r across the series resistor R_s reaches the flyback voltage level of the reference waveform Ref . Due to the high extra current through the series resistor R_s caused by the high voltage across the damping resistor R_d , the disconnection of the flyback supply voltage V_{fb} is activated at a relatively low value of the deflection current I_f . So, the value of the deflection current I_f at the end t_4 of the flyback period T_f is lower than the amount of deflection current I_f as desired at the start t_1 , t_4 of the scan period T_s . This difference in amounts of the deflection current I_f , is denoted in Figure 5A as g . Before starting a next frame scan, the too low amount of deflection current (I_f) at the end t_4 of the flyback period T_f has to increase to the higher amount of the deflection current I_f as desired at the start t_4 of the scan period T_s . This transition has to be performed with the low scan supply voltage

V_p (as an example, a practical value is 14 volts) and thus will take substantially more time than is the case if the flyback can be wholly performed which the high flyback supply voltage V_{flb} (as an example, a practical value is 60 volts).

The frame deflection circuit according to the invention solves this problem by adding a current generating circuit 3 which is coupled to the series resistor R_s and/or the conversion resistor R_c to generate a correction current I_c during at least the last part of the flyback period T_f . If the current generating circuit 3 is connected to the series resistor R_s , the correction current I_c is diverted from the series resistor R_s to prevent the current I_d through the damping impedance R_d to flow through the series resistor R_s . If the current generating circuit 3 is coupled to the conversion resistor R_c , the correction current I_c enlarges the input voltage V_i across the conversion resistor R_c . Now, the current through the series resistor R_s is allowed to reach a higher value before the flyback supply voltage V_{flb} will be disconnected, thereby preventing a disconnection of the flyback supply voltage V_{flb} at a too low value of the deflection current I_f .

15

Fig. 6 shows circuit diagrams of embodiments of current generating circuits 3 according to the invention.

The embodiments shown in Fig. 6A to 6D generate a current I to a connection point P. This point P may be the first connection point P1 which denotes the connection point of the current generating means 3 and the conversion resistor R_c or the second connection point P2 which denotes the connection point of the current generating means 3 and the series resistor R_s . In this cases the current I is the correction current I_c . The current I may also be supplied as the reference current I_{ref} to an input P3 of the current mirror as shown in Fig. 6E.

25

In the frame deflection circuit shown in Fig. 4, the current generating circuit 3 supplies a correction current I_c to the first connection point P1 to enlarge the voltage V_i across the conversion resistor R_c . If the current generating circuit 3 is connected in other ways to the conversion resistor R_c , the direction of the correction current I_c again has to be selected such as to enlarge the voltage across the conversion resistor R_c . If the current generating circuit 3 is connected to the second connection point P2, as shown in Fig. 4, the correction current I_c should be withdrawn from the series resistor R_s to divert the current I_d flowing through the damping impedance R_d from the series resistor R_s . If the position of the deflection coil L_f and the series resistor R_s are interchanged, the correction circuit 3 which is still connected to the connection point of the deflection coil L_f and the

series resistor R_s has to supply the correction current I_c to the series resistor R_s such that the current I_d through the damping impedance R_d will not flow through the series resistor R_s .

Fig. 6A shows a series arrangement of a current determining resistor R_1 and a semiconductor switch S . The series arrangement receives a voltage V_d and supplies a current I to the connection point P during a conduction period of the semiconductor switch S . A control input of the semiconductor switch S receives a control signal C_2 which causes the semiconductor switch S to conduct at least during a last part of the flyback period T_f . The current I depends on the values of the voltage V_d and the current determining resistor R_1 . the voltage V_d has to be selected to supply the current I in the desired direction.

Fig. 6B differs from Fig. 6A in that the voltage V_d is selected to be a deflection voltage V_a , V_b at the end of the deflection coil L_f not connected to the series resistor R_s . In this way the current I depends on the flyback voltage V_{flb} .

In Fig. 6C, the semiconductor switch S is a pnp transistor T_6 which has an emitter connected to the voltage V_a at the output of the first output amplifier 1 via the current determining resistor R_1 . The base of the pnp transistor T_6 is connected to a DC-voltage selected such that the pnp transistor T_6 conducts during the flyback period T_f during which the deflection voltage V_a is approximately equal to the high flyback supply voltage V_{flb} . The collector of the pnp transistor T_6 supplies the current I .

Fig. 6D differs from Fig. 6C in that the pnp transistor T_6 is replaced by a zener diode D_1 . An anode of the zener diode D_1 is directed towards the connection point P if the supply voltage is the output voltage V_a of the first output amplifier 1. It is clear that in the situation that a current I has to be withdrawn, the output voltage V_a of the first output amplifier 1 has to be replaced by the output voltage V_b of the second output amplifier 2 and that the direction of the zener diode D_1 has to be altered.

Fig. 6E shows a current generating circuit 3 which comprises a current mirror with a first transistor T_4 and a second transistor T_5 both of the npn type, and a third transistor T_6 of the pnp type. A base and a collector of the first transistor T_4 are interconnected. The base of the first transistor T_4 is connected to a base of the second transistor T_5 . The emitters of the first and the second transistor T_4 , T_5 are connected to the same voltage, which in Figure 6E is ground potential. A collector of the second transistor T_5 is connected to the first or second connection point P_1 , P_2 to supply the correction current I_c . An emitter of the third transistor T_6 receives a reference current I_{ref} at the connection point P_3 . The third transistor T_6 has a base connected to the scan supply voltage V_p or any other suitable fixed voltage, and a collector connected to the collector of the first transistor

T4. The current through the first transistor T4 is determined by the reference current I_{ref} . This reference current I_{ref} is mirrored by the first and second transistor T4, T5 to obtain the correction current I_c . It is also possible to connect the emitters of the first and second transistor T4, T5 to a suitable voltage which is lower than the scan supply voltage V_p and 5 the voltage on the first or second connection point P1, P2, as may be the case with the output voltage V_b of the second output amplifier 2. The reference current I_{ref} can be generated in any of the ways shown in Fig. 6A to 6D.

Fig. 6F shows a current generating circuit 3 which comprises a series arrangement of a resistor R1 and a semiconductor switch S, whereby the series arrangement 10 is arranged in parallel with the series resistor R_s . A control input of the semiconductor switch S receives a control signal C2 which causes the semiconductor switch S to conduct at least during a last part of the flyback period T_f .

While the invention has been described in connection with preferred 15 embodiments, it will be understood that modifications thereof within the principles outlined above will be evident to those skilled in the art and thus the invention is not limited to the preferred embodiments but is intended to encompass such modifications. Any reference signs in the following claims shall not be construed as limiting the claims.

Claims.

1. A deflection circuit for generating an electron beam deflection current (I_f) in a deflection coil (L_f), the deflection circuit comprising:
 - a first and a second output amplifier (1,2),
 - a series resistor (R_s) arranged in series with the deflection coil (L_f), the 5 series arrangement of the deflection coil (L_f) and the series resistor (R_s) being coupled between an output of the first output amplifier (1) and an output of the second output amplifier (2),
 - a differential amplifier (5) having a first input coupled to a first end of the series resistor (R_s), and having outputs coupled to corresponding inputs of the first and the 10 second output amplifier (1,2), respectively, for driving the first and second output amplifiers (1,2) in a bridge configuration,
 - characterized in that the deflection circuit further comprises a conversion resistor (R_c) having:
 - a first end coupled to a second input of the differential amplifier (5), the 15 first end receiving an input current (I_i) having an input waveform, and
 - a second end coupled to a second end of the series resistor (R_s).
2. A deflection circuit as claimed in claim 1, wherein the deflection circuit further comprises:
 - a damping impedance (R_d) arranged in parallel with the deflection coil 20 (L_f), and
 - current generating means (3) coupled to the series resistor (R_s) to divert a correction current (I_c) from the series resistor (R_s) during at least a last part of a flyback period (T_f) of the deflection current (I_f).
- 25 3. A deflection circuit as claimed in claim 1, wherein the deflection circuit further comprises:
 - a damping impedance (R_d) arranged in parallel with the deflection coil (L_f), and

current generating means (3) coupled to the second input of the differential amplifier (5) to supply a correction current (I_c) for enlarging the current (I_i) through the conversion resistor (R_c) during at least a last part of a flyback period (T_f) of the deflection current (I_f).

5

4. A deflection circuit as claimed in claim 2 or 3, wherein the current generating means (3) comprise a current mirror (T_4, T_5) having an input for receiving a reference current (I_r) and an output supplying the correction current (I_c) in relation to the reference current (I_r).

10

5. A deflection circuit as claimed in claim 2, 3 or 4, wherein the current generating means (3) further comprise:

a series arrangement of a current determining impedance (R_1) and a semiconductor switch (S) being coupled between a voltage source (V_d) and the conversion resistor (R_c), or the series resistor (R_s) or the input of the current mirror (T_4, T_5), and

15 a control circuit (7) receiving information related to the flyback period and being coupled to the semiconductor switch (S) to cause the semiconductor switch (S) to be conductive during at least the last part of the flyback period (T_f).

20 6. A deflection circuit as claimed in claim 5, wherein the deflection circuit further comprises means (T_1) for connecting a flyback supply voltage (V_{flb}) to the output of the first output amplifier (1) during the flyback period (T_f), and wherein the voltage source (V_d) is constituted by a deflection voltage (V_a, V_b) at an end of the deflection coil (L_f) not being coupled to the series resistor (R_s).

25

7. A deflection circuit as claimed in claim 2, 3 or 4, wherein the deflection circuit further comprises means (T_1) for connecting a flyback supply voltage (V_{flb}) to the output of the first output amplifier (1) during the flyback period (T_f), and wherein the current generating means (3) comprise a transistor (T_6) of the pnp type having a control electrode, and a main current path being arranged in series with a current determining impedance (R_1), an emitter of the transistor (T_6) being coupled to an end of the deflection coil (L_f) not being coupled to the series resistor (R_s) via the current determining impedance (R_1), an collector of the transistor (T_6) being coupled to the conversion resistor (R_c) or the series resistor (R_s) or the input of the current mirror (T_4, T_5), whereby the control electrode

receives a DC-voltage (Vdc) for obtaining the transistor (T6) conductive during the flyback period (Tf) and non conductive during the scan period (Ts).

8. A deflection circuit as claimed in claim 2, 3 or 4, wherein the deflection circuit further comprises means (T1) for connecting a flyback supply voltage (Vflb) to the output of the first output amplifier (1) during the flyback period (Tf), and wherein the current generating means (3) comprise a zener diode (D1) being arranged in series with a current determining impedance (R1), the series arrangement being coupled between the end of the deflection coil (Lf) not being coupled to the series resistor (Rs), and the conversion resistor (Rc) or the series resistor (Rs) or the input of the current mirror (T4,T5), and whereby the zener diode (D1) is directed to be conductive during the flyback period (Tf) and non conductive during the scan period (Ts).

9. A deflection circuit as claimed in claim 2, wherein the current generating means (3) comprise:

a series arrangement of a semiconductor switch (S) and a current determining impedance (R1) being coupled in parallel to the series resistor (Rs) to divert the correction current (Ic) from the series resistor (Rs), and
a control circuit (7) receiving information related to the flyback period (Tf) and being coupled to the semiconductor switch (S) to cause the semiconductor switch to be conductive during at least the last part of the flyback period (Tf).

10. A picture display apparatus comprising:
a cathode ray tube (CRT) with a frame deflection coil (Lf),
25 a frame deflection circuit generating a deflection current (If) through the frame deflection coil (Lf) for deflecting an electron beam in the cathode ray tube (CRT), the frame deflection circuit comprising:

a first and a second output amplifier (1,2),
a series resistor (Rs) being arranged in series with the deflection coil (Lf),
30 the series arrangement of the deflection coil (Lf) and the series resistor (Rs) being coupled between an output of the first output amplifier (1) and an output of the second output amplifier (2),
a differential amplifier (5) having a first input being coupled to a first end of the series resistor (Rs), and having outputs being coupled to corresponding inputs of the

first and the second output amplifier (1,2), respectively, for driving the first and second output amplifiers (1,2) in a bridge configuration, characterized in that the frame deflection circuit further comprises a conversion resistor (R_c) having:

- 5 a first end being coupled to a second input of the differential amplifier (5), the first end receiving an input current (I_i) having an input waveform, and
 a second end being coupled to a second end of the series resistor (R_s).

11. An integrated circuit for use in a deflection circuit as claimed in claim 1,
10 whereby the integrated circuit comprises the first and the second output amplifier (1;2), and
 the differential amplifier (5).




FIG. 1




FIG. 2A




FIG. 2B

2/4




FIG. 3






FIG. 4

3/4



4/4




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 6E




FIG. 6F